

The J1 CPU

James Bowman

Willow Garage, Inc http://www.willowgarage.com

November 19, 2010

Problem

Version 1

Redone

Application

Conclusion



The PR2

Six cameras, all connected via Ethernet:

- Two wide-angle color cameras in head
- Two narrow-angle monochrome cameras in head
- One color camera in each hand

Nobody makes a small enough Ethernet camera, so we made one



Redone

Application



The WGE

Ingredients:

- Aptina 640x480 sensor
- 100BASE-TX Ethernet PHY
- 8 Mbit flash
- Xilinx Spartan®FPGA XC3S500E

Requirements:

- uncompressed 640x480 at 30 fps, is 9 Mbytes/s over UDP
- external sync (<30 µs) for stereo</p>
- field software upgrade

Constraints:

- 36 Kbytes of RAM in FPGA, 16 KBytes for code
- Imager does not wait
- Must handle network commands while streaming video James Bowman The J1 CPU

Problem

Version 1

Redone

Application

Conclusion



- MicroBlaze core
- gcc based toolchain from Xilinx
- ▶ 32-bit, 40 MIPS

James Bowman

Problem

Version 1

Redone

Application



- code took all of the 16KByte
- not fast enough to stream video data...
- ...so needed DMA controllers
- quite a lot of Verilog

Problem

Version 1

Redone

Application

Conclusion



... actually implementing that code with the limited instruction space provided by the BRAM of the microblaze was a complete nightmare. Code optimization went from an afterthought to the top of our priority list, after each step we took and after every function we coded, it was necessary to optimize the code in order to fit in our extremely limited instruction space, otherwise, debugging was impossible because compilation was impossible.

http://www.cs.columbia.edu/~sedwards/classes/2006/4840/reports/Web-Server.pdf

Problem

Version 1

Redone

Application



- 16-bit instructions, data
- 100MIPS fast enough to stream video data in software
- unencoded hardwired instruction encoding




Problem

Version 1

Redone

Application

Conclusion



James Bowman

Problem

Version 1

Redone

Application

Conclusion



ALU operations

code	operation	
0	Т	
1	Ν	
2	T + N	
3	T and N	
4	TorN	
5	TxorN	
6	$\sim extsf{T}$	
7	N = T	
8	N < T	
9	Nrshift T	
10	T-1	
11	R	
12	[<i>T</i>]	
13	Nlshift T	
14	depth	
15	N u< T	

James Bowman

Problem

Version 1

Redone

Application



- : 1+ 1 + ;
- : negate invert 1+ ;
- : negate + ;
 - call is always single-cycle
 - returns are free
 - deep stacks

Problem


Version 1

Redone

Application

Conclusion





James Bowman

Problem

Version 1

Redone

Application



component	MicroBlaze	J1
	code size (bytes)	
l ² C	948	132
SPI	180	104
flash	948	316
ARP responder	500	122
entire program	16380	6349

Problem

Version ⁻

Redone

Application

Conclusion



	MicroBlaze+C	J1+Forth
	<u> </u>	000
CPU lines of Verilog	6000	200
program (Kbytes)	16	6
Clock (MHz)	42	80
Toolchain build time	??	about zero

James Bowman

Problem

Version 1

Redone

Application



- Much easier to make a Forth CPU
- Much less code so more maintainable
- We can fit more features in